|
Defines |
|
#define | AD6620_REFCLK_FREQ 50000000l |
|
#define | AD6620_REG_BASE 0x81000200 |
|
#define | AD6620_REG_DR0 0x00 |
|
#define | AD6620_REG_DR1 0x01 |
|
#define | AD6620_REG_DR2 0x02 |
|
#define | AD6620_REG_DR3 0x03 |
|
#define | AD6620_REG_DR4 0x04 |
|
#define | AD6620_REG_LAR 0x06 |
|
#define | AD6620_REG_AMR 0x07 |
|
#define | AD6620_REG_RCF_COEFF 0x000 |
|
#define | AD6620_REG_RCF_DATA 0x100 |
|
#define | AD6620_REG_MODE_CTRL 0x300 |
|
#define | AD6620_REG_NCO_CTRL 0x301 |
|
#define | AD6620_REG_NCO_SYNC 0x302 |
|
#define | AD6620_REG_NCO_FREQ 0x303 |
|
#define | AD6620_REG_NCO_PHASE 0x304 |
|
#define | AD6620_REG_CIC2_SCALE 0x305 |
|
#define | AD6620_REG_CIC2_DECIM 0x306 |
|
#define | AD6620_REG_CIC5_SCALE 0x307 |
|
#define | AD6620_REG_CIC5_DECIM 0x308 |
|
#define | AD6620_REG_RCF_CTRL 0x309 |
|
#define | AD6620_REG_RCF_DECIM 0x30A |
|
#define | AD6620_REG_RCFADDR_OFS 0x30B |
|
#define | AD6620_REG_RCF_TAPS 0x30C |
|
#define | AD6620_REG_RESERVED 0x30D |
|
#define | AD6620_NCO_BYPASS 0x01 |
|
#define | AD6620_NCO_PHASE_DITHER 0x02 |
|
#define | AD6620_NCO_AMPL_DITHER 0x04 |
Functions |
|
void | ad6620Init (void) |
|
u32 | ad6620ReadReg (u16 reg) |
|
void | ad6620WriteReg (u16 reg, u32 data) |
|
void | ad6620SetNCOMode (u08 mode) |
|
void | ad6620SetNCOFreq (u32 freqHz) |
|
void | ad6620SetNCOPhase (u16 phase) |
|
void | ad6620LoadRCFilter (int start, int taps, s32 *coeffs) |
|
void | ad6620ShowRegisters (void) |
